The theory, design, imple -nentation and evaluation of Two-Phase Dynamic FET Logic (TPDL), a logic fami y that is compatible with the existing Complementary Gallium Arsenide (CGaAs) fabrication process and design tools, is documented.
INTRODUCTION :
Complementary GaAs (CGaAs) fabrication technology is an evolution of GaAs E/D MESFET technology, much like the way CMOS is an evolution of NMOS technology. CGaAs has an advantage over CMOS in that it has no substrate contacts and no latchup possibilities, which reduce the layout area and increase the yield of CGaAs circuits. CGaAs is the lowest power digital technology that is practical for the frequency range of 300 MHz to 1 GHz and above [1] . This technology has already achieved 0.1mW/MHz/gate at 0.9 V. Complementary digital ICs can operate at speeds over 500 MHz. By sacrificing some power dissipation, a 1 GHz digital signal processor has been made with a speed/power measurement of 0.16 mW/MHz/gate [2] . The speed-power performance of 1 mm CGaAs has been shown to be superior to 0.5 mm CMOS or thin film SOI equivalents [2] . Dynamic logic circuits have been designed in CMOS to decrease the power consumption as well as to increase the maximum operating frequency. Another advantage of dynamic circuits is that they are non ratioed logic. Therefore, the transistor sizes can be minimized to reduce the layout area and power dissipation [3] . CGaAs dynamic logic circuits have been designed and implemented in the research described in this paper. The designed circuits include Domino logic, N-P Domino logic, and Two-Phase dynamic logic (TPDL). They have a higher speed than GaAs Directly Couple FET Logic (DCFL) and lower power consumption than 358 Proceedings of the 2"d ICEENG Conference, 23-25 Nov. 1999 GaAs static complementary logic [1, 4] . The circuits designed in TPDL show much better performances than all the other studied dynamic circuits [5, 6, 7] .
Therefore, only the performance of the designed TPDL circuits are shown in this paper.
THEORY OF OPERATION OF TPDL CIRCUITS :
TPDL circuits consist of two main stages, a f1 stage and a f2 stage, as shown in The detailed operation of the TPDL circuits is as follows; during f1 high and f2
low, the first stage is evaluated, the second stage is precharged and the output of the first stage is stored on the second-stage inputs. During f2 high and f1 low, the first stage is precharged, the second stage is evaluated and the output of the second stage is stored on the first-stage inputs. When both f1 and f2 are simultaneously high, both stages (f1 and f2) will be evaluated and their outputs will be isolated from the next stages by the off pass gates so there is no corruption of data. The two phases must be non overlapped in the low state as shown in Figure 1 to prevent data corruption. If this condition is not satisfied and both phases are low at the same time, both stages will precharge their output nodes and the precharged outputs will be passed to the inputs of the next stage.
When either f1 or f2 switches to logic low, the corresponding stage will start to evaluate the erroneous inputs (pre-charged outputs of the previous stages) and
give an erroneous output. If any input to a f1 (f2) stage is supplied from another Another condition that must be satisfied is that fl stage outputs can only be connected to f2 stage inputs and f2 stage outputs can only be connected to f1 stage inputs. This is similar to Si CMOS "zipper' logic.
Because of the use of pass gates in front of each evaluating logic block, TPDL designs are self latching and well suited for pipelined architectures. TPDL systems can be pipelined to reach the maximum operating frequency without having to add additional storage elements (pipeline registers).
CIRCUIT DESIGN :
Basic combinational logic crates (Inverter, NAND gate, NOR gate, XOR gate and XNOR gate), as well as sequential circuits (D Flip-Flop and Linear Feedback Shift Registers), are designed and implemented using the above circuit topology.
An inverter, NAND gate and NOR gate are implemented here because they are the main building blocks of any logic family. Figure 2 shows the N-transistor logic block representation of these gates which is preceded by a pass gate for every input. Also, a four-bit carry lookahead adder and a polynomial multiplier have been designed and implemented. The same logic functions have also been designed using complementary static logic for performance-comparison reasons.
RESULTS AND COMPARISON :
The Table 1 . The comparison between the speed of TPDL and static logic gates for different power supply voltages for NAND gates is shown in Figure   3 . It is clear from this figure that the maximum operating frequency of the TPDL gates is more than double that for the static logic gates, when powered from the same supply voltage. Also, the power consumption of the TPDL gates is less than one-fourth that of the static logic gates when powered from the same power supply and driving the same load. This comparison holds true for comparison between static and TPDL 4-bit LFSRs or any other static and TPDL circuits performing the same logic function. For the power consumption comparison to be fair, the average consumed power of both TPDL and static circuits must be calculated at the same frequency. For example, from consumption. The average consumed power is then reduced to 0.15 mW.
Therefore, at 1.2 GHz, the comparison between :.tatic and TPDL average consumed power will be 5.8 mW to 0.15 mW, which is over thirty-eight times.
Finally, the different designs are compared for their delay-power products. The comparison of power-delay products between the TPDL and static logic designed circuits at different power supply voltages is illustrated in Figure 5 . The CGaAs TPDL power-delay product is less than one-tenth that of the static circuit performing the same function. CGaAs static circuits have about one-fifth the power-delay product compared to that of the comparable Si CMOS circuit performing the same function. This demonstrates one of the important advantages of TPDL over static logic.
The effect of increasing the load on the performance of the different designs is also studied and plotted in Figure . For the static circuits, the loads were static inverters. For the TPDL circuits, the loads were TPDL inverters. For the static circuits, the limiting parameter for the maximum frequency of operation is the propagation delay through the entire circuit. Increasing the load will increase the output capacitance of the circuit which increases the charging and discharging times of the output nodes. Therefore, the maximum operating frequency of the circuit decreases linearly with increasing output load. For the TPDL circuits, the load capacitance is separated from the output by a transmission gate. Thus, increasing the load capacitance will not increase the output capacitance. The limiting factor for the maximum operating frequency of the TPDL circuits is the charge redistribution. This problem is common to all dynamic logic circuits. Thus, TPDL circuits are less effected by increasing the output load.
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CONCLUSIONS :
The results presented in this paper show that CGaAs TPDL circuits have more than double the operating frequency of static logic circuits performing the same function. Also, they dissipate less than one-fourth the power consumption compared to static logic when powered from the same supply voltage. CGaAs ?,65 
